Tools, Technologies and Training for High Speed Digital SerDes System Designers

A Better Anti-Aliasing Process

High Speed Digital (HSD) transmit (Tx) and receive (Rx) circuits are modelled as SerDes systems using a channel simulator. Many channel simulators model S-parameter based channels with impulse responses with excessive high frequency aliasing.

This paper first gives an overview of high frequency aliasing issues in context with industry standards compliance testing, SerDes systems examples without and with the proposed anti-aliasing algorithm (AAA), and then the AAA is discussed.

See the full article: A Better Anti-Aliasing Process PDF

Link to the Signal Integrity article: Link

About John Baprawski

Hi. I am John Baprawski. I have been a successful electronic system design engineer in the communications and radar product development industries for over 30 years and I can help you meet your product design objectives.

Sorry, comments are closed for this post.